6502 BRK and B bit

From VisualChips

(Difference between revisions)
Jump to: navigation, search
m (add links)
m (link to parent)
Line 27: Line 27:
== resources ==
== resources ==
* back to parent page [[6502Observations]]
* [http://www.pagetable.com/?p=410 Internals of BRK/IRQ/NMI/RESET on a MOS 6502] by Michael Steil on pagetable.com
* [http://www.pagetable.com/?p=410 Internals of BRK/IRQ/NMI/RESET on a MOS 6502] by Michael Steil on pagetable.com
* [http://en.wikipedia.org/wiki/Interrupts_in_65xx_processors Interrupts in 65xx processors] (wikipedia)
* [http://en.wikipedia.org/wiki/Interrupts_in_65xx_processors Interrupts in 65xx processors] (wikipedia)

Revision as of 18:16, 5 January 2011

The 6502 has 4 sources of interrupt-like behaviour: BRK, RESET, IRQ and NMI.

Much has been said about these - it's common to find confusion about the behaviour of the B bit in the pushed status word - and we can say a little more, with reference to our in-browser simulation of the NMOS 6502.

First technical point: the B flag position in the status register is not a bit in the status register: it is unaffected by PLP and RTI. However, the 6502 does push the register with either a 1 or 0. The intention is to distinguish a BRK from an IRQ, which is needed because these two share the same vector. Brad Taylor says:

 software instructions BRK & PHP will push the B flag as being 1. 
 hardware interrupts IRQ & NMI will push the B flag as being 0. 

As it happens, there are bugs such that this description isn't strictly true in all situations, and the root cause is that the machinery for

  • recording a pending hardware interrupt (using a control signal called D1x1)
  • forcing zero into the IR so the PLA performs the interrupt actions (uses D1x1, but at a different time to saving B)
  • saving a value in the B position (distinguishing BRK/PHP from a pending hardware interrupt)
  • forcing the appropriate values on the address bus to fetch the vector destination

are separate and independent.

(D1x1 was named by Balazs Beregnyei in his giant schematic. By all means refer to the schematic but note that it is a description of Rockwell's version of the 6502)

Here's an URL which uses CLI and sets off a very short IRQ pulse.

You'll see that the D1x1 signal latches the pending interrupt, causes the pushed B to be zero, and is then cleared during the vector pull. This same signal is gated by 'Fetch' to produce 'ClearIR' (which jams zero into the IR)

(Note that the visual6502 sim reports the P register as if B was a storage element: in fact it is observing the node which conditionally drives the data bus during a push of P. See here: http://visual6502.org/JSSim/expert.html?nosim=t&find=p4&panx=431.8&pany=310.8&zoom=10.7 This node is the output of an inverter and is a doubly-inverted D1x1.)

We should have some notes also about the masking of the stack writes during RESET - a feature of the NMOS 6502 but not all other versions.


Personal tools