Motorola 6800

From VisualChips

Revision as of 19:47, 11 April 2011 by EdS (Talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

See Wikipedia for good technical and historical information and references on the Motorola 6800.


Chip Photos

We depackaged, deprocessed and photographed a later depletion-load version of the chip, which shows signs in the layout of the previous enhancement-load version. Ijor then captured polygons from the photos - here are JPEG images, which may be easier to explore than the svg format:

Medium size Full size (14Mbyte)

The recaptured polygon data closely resembles the original layout which defined the masks used to manufacture the chip, and is a great deal easier to study than the photographs.

Chip Simulator

From the polygons we were able to construct a netlist, and Segher then labelled many of interior nodes, and so we present our JavaScript simulator: (graphical mode) (non-graphical mode). As with our 6502 simulator, you can explore the layout and the behaviour, find signals and transistors by name, and share short test programs by URL.

Points of Interest

We've found these interesting features (more detail to be added):

  • register circuit using resistive feedback and enhancement-style pullups
  • data latch circuit using weak feedback transistor
  • clock pulse shaping
    • both node 251 and abh/ahd are inverted phi2 signals
    • node 95 is phi2 and not abh/ahd and therefore a phi2 with a delayed rising edge
  • resistive bus pullup
  • Manchester carry chain
  • unexplained circuit isolating IRQ and HALT near PHI1 pin

Block Diagram

Here's the block diagram from the 1976 topology patent (See also this later patent.): M6800-arch.png


Personal tools